We based the timing of our processor on the standard Karplus model of a four-phase double clock.  The following diagram is a modified version of our algorithm state diagram.  Click the thumbnail for a larger version of the image.