Candidate instruction selection: This section has a 5-bit adder to patch up a jump offset if the jump changes position in the instruction block due to some other instruction filling the latency hole.  This is also where you’ll find the reorder register, a temporary storage location for instructions as they are shuffled around in memory.