 |
|||||||||||||
|
|
|
|
|
|
 |
||||
|
We’ve decided to link all of our block diagrams so you can follow our progress over the semester. The first shows the basic interaction
between the major functional units of the processor, the second covers the functional units in more detail and many of the routing challenges. The final block diagram includes all the details, including timing
issues and even layout to some degree. To view the complete floorplan of the processor, visit the Circuit Layout section. Click the following thumbnails to view a larger image. Basic block diagram:
Intermediate diagram:
Final block diagram: |
||||
|
|
||||
